Logic Systems N2 — Document

August 2018 — N2 — Logic Systems

N2 2018 Nated Engineering
↓ Download PDF Facebook X 📄 385.3 KB
Preparing document

📋 Document Analysis

🎯 100 marks ⏱️ 3h 📄 7 pages 📝 55 items found
See full analysis

Questions — A Preview of What to Expect in the Document

55
This section provides a quick preview of questions from the document. It may not display every question or the complete wording of each one. For the full content, including diagrams, tables and other information, view the original PDF above.
Q1— Section header —
1.1Various options are given as possible answers to the following questions. Choose the answer and write only the letter (A D\ next to the question number (1.1.1
1.1.10\in the ANSWER BOOK.
1.1.1Transformation of information into registers is called oading
1.1.2If excitation is not to be used then the flip flop used is a/an
1.1.31011 1001 1010
1.1.4SSI counters asynchronous counters synchronous counters
1.1.5parenthesis AND OR
1.1.6The plus minus
1.1.7All the inputs are synchroni master clock
1.1.8A f 1 half adder half adders
1.1.9non volatile memory secondary memory
1.1.10latches flip flops
1.2Indicate whether the following statements are TRUE or FALSE. Choose the answer and write only ' rue' or ' alse' next to the question number (1.2.1
1.2.5\ the ANSWER BOOK.
1.2.1The most significant digit is the rightmost, largest weight digit in a number.
1.2.2ROM stands for read write memory.
1.2.3A full adder adds three bits a half adder adds one and a half bits.
1.2.4Bidirectional shift registers can shift data either right or left.
1.2.5A parallel counter is also known as a synchronous counter. (5 1\ (5\ [15] TOTAL SECTION A: 15 (8080262\15
Q2— Section header —
2.1Explain w hat is meant by self complementing code and g ive an example of a self
2.2Draw a neat, labelled logic circuit for an 8421 BCD decoder. (7\
2.3Convert the following numbers to the indicated code:
2.3.160 to its binary XS3 equivalent (2\
2.3.2111100111100 2421 BCD code to its decimal equivalent (3\
2.4.1Draw an IEC symbol for a half subtractor (3\
2.4.2Also d raw the truth table (3\
2.5alculate the following numbers in binary number systems and convert the final answer to the decimal number system:
2.5.1111111 11011 (3\
2.5.2110 1111 (4\
2.6Convert each of the following decimal numbers to their binary equivalents and then complete the calculations in the binary number system:
2.6.125 10 + 31 10 + 10 10 (4\
2.6.2120 10 15 10 (4\ [35]35
Q3— Section header —
3.1Study the logic circuit in FIGURE below and answer the questions. FIGURE 1
3.1.1Identify the THREE digital gates used in FIGURE 1. (3\
3.1.2Draw and complete the TABLE below in the ANSWER BOOK according to the gates indicated on the table. INPUTS OUTPUTS
3.2The xclusive OR gate (XOR\ is a digital logic gate that gives a true (1/HIGH\ output when the number of true inputs is odd.
3.2.1Give the IEC symbol for an XOR gate with two inputs (2\
3.2.2Give the truth table an XOR gate with two inputs (3\
3.3Draw the RS flip flop using the NOR logic gates (4\
3.4Study the logic circuit in FIGURE 2 below and answer the questions. FIGURE 2
3.4.1Identify and name the given flip flop in FIGURE 2. (1\
3.4.2Name the gates used in FIGURE 2. (1\
3.4.3What will be the outputs of the flip flop if S = 0 and R = 0? (1\
3.4.4Draw the complete truth table for the flip flop represented in FIGURE 2. (4\
3.4.5Draw the IEC symbol of the truth table mentioned in
Q3— Section header —
3.5What does CD RW stand for? (1\ [25] SD25
Q4— Section header —
4.1Draw a neat, labelled circuit diagram of a 4 bit asynchronous up/down counter using JK type flip flops. (12\
4.2Draw the truth table for a decade down counter. (4\
4.3List FIVE applications of a shift register. (5\
4.4Briefly explain the difference between a parallel in parallel out shift register and a series

Mark Allocation

Total100 marks
Sections15 + 35 + 25 + 25 = 100 marks

Paper information

TitleDocument
SubjectLogic Systems
LevelN2
Document typeQuestion paper
Year2018
MonthAugust
Pages7
Downloads3

Examination context

Decade2010s
Years ago8y
SeasonWinter (SH)
Start dayWednesday
Exam periodAugust 2018
Days since exam2,991

About Logic Systems examination preparation

This TVET examination resource can be used as part of a structured revision programme. Past papers are most useful when learners attempt questions independently, work within a realistic time limit, and review their answers afterwards.

How to use this resource for revision

A TVET past examination paper is most useful when it is treated as an active revision exercise. Try the questions yourself before checking the corresponding memorandum. Where you make an error, identify the reason — was it a knowledge gap, a calculation mistake, an interpretation issue, or an examination technique problem?

For stronger examination practice, complete the paper without unnecessary interruptions and keep track of the questions that take the most time. Afterwards, review the memorandum and separate knowledge gaps from mistakes caused by interpretation, calculation, structure, or examination technique.

understanding question requirements
applying subject knowledge
working under time constraints
checking answers
identifying revision priorities

A practical revision approach

Start by completing the resource without looking at the memorandum. Review incorrect and incomplete answers afterwards and make a short revision list based on the areas that caused difficulty.

File details

File size385.3 KB
Pages7
Archived on8 September 2026
File age45d
ContributorFreeMode
Fingerprint7073E6382BFB

Questions and learner discussion

Log in to ask a question or leave a review.

No questions or discussions have been posted yet.